AS3517_08 Datasheet, PDF (89/94 Pages) ams AG – Stereo Audio Codec with enhanced System Power Management

AS3517 V17
Data Sheet, Confidential
Table 90 Fifth Interupt Register
Name
Base
Default
IRQ_ENRD_4
2-wire serial
0x00
Fifth Interrupt Register
Offset: 27h
Please be aware that writing to this register will enable/disable the corresponding
interrupts, while with reading you get the actual interrupt status and will clear the
register at the same time. It is not possible to read back the interrupt enable/disable
settings. This register is reset at a DVDD-POR.
Bit Bit Name
Default Access Bit Description
7:6 T_DEB<1:0>
00
lid ₅
XIRQ_AH
0
va 4
XIRQ_PP
0
ill ³
REM2_DET
0
(edge)
t _x
AG ^{t s} ₂
REM1_DET
0
s ^{n (edge)}
e _x
am ^nt ₁
RTC_UPDATE
0
o (edge)
c _x
al ₀
ADC_EOC
0
(edge)
Technic^x
R/W
Sets the USB and Charger connect de-bounce time:
00: 340ms
01: 170ms
10: 85ms
11: 4ms
R/W
Sets the active output state of the XIRQ line:
0: IRQ is active low
1: IRQ is active high
R/W
Sets the XIRQ output buffer type:
0: IRQ output is open drain
1: IRQ output is push pull
W
Microphone 2 remote key press detection interrupt setting
0: disable
1: enable
R
Microphone 2 remote key press detection interrupt reading
0: no key press detected
1: Microphone 2 supply current got increased, remote key
press detected -> measure MICS supply current
W
Microphone 1 remote key press detection interrupt setting
0: disable
1: enable
R
Microphone 1 remote key press detection interrupt reading
0: no key press detected
1: Microphone 1 supply current got increased, remote key
press detected -> measure MICS supply current
W
RTC timer interrupt setting
0: disable
1: enable
R
RTC timer interrupt reading
0: no RTC interrupt occurred
1: RTC timer interrupt occurred. Selecting minute or second
interrupt can be done via RTCT register (29h)
W
ADC end of conversion interrupt setting
0: disable
1: enable
R
ADC end of conversion interrupt reading
0: ADC conversion not finished
1: ADC conversion finished. Read out ADC_0 and ADC_1
register to get the result (2Eh & 2Fh)
© 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved.
www.austriamicrosystems.com
Revision 1v3
88 - 93