AS1160 Datasheet, PDF (1/29 Pages) ams AG – 20MHz - 66MHz, 10-Bit Bus, IEEE 1149.1 (JTAG) Compliant LVDS Serializer/Deserializer

Datasheet
AS1160/AS1161
20MHz - 66MHz, 10-Bit Bus, IEEE 1149.1 (JTAG)
Compliant LVDS Serializer/Deserializer
1 General Description
2 Key Features
The AS1160 (serializer) is designed to convert 10-bit
wide parallel LVCMOS/LVTTL data bus signals into a
single high-speed LVDS serial data stream with clock.
The AS1161 (deserializer) transforms the high-speed
LVDS serial data stream back into a 10-bit wide parallel
data bus with recovered parallel clock.
Both devices are compliant with IEEE 1149.1 Standard
Test Access Port and Boundary Scan Architecture
(including the defined boundary-scan test logic and test
access port consisting of Test Data Input, Test Data Out,
and Test Mode Select, Test Clock, and Test Reset).
The devices also feature an at-speed BIST mode which
allows the interconnects between the serializer and
deserializer to be verified at-speed.
The single differential-pair data-path makes PCB design
easier, and reduced cable/PCB-trace count and connec-
tor size significantly reduce cost. Since one output trans-
mits clock and data bits serially, clock-to-data and data-
to-data skew are eliminated.
Powerdown mode reduces supply current when both
devices are idle.
Both devices are available in a CTBGA 49-bumps pin
package.
! Serial Bus LVDS Data Rate: 660 Mbps @ 66MHz
Clock
! 10-bit Parallel Interface
! Synchronization Mode and Lock Indicator
! Programmable Edge Trigger on Clock
! High Impedance on Rx Inputs during Poweroff
! Bus LVDS Serial Output Load: 28Ω
! IEEE 1149.1 (JTAG) Compliant and At-Speed BIST
Test Mode
! Clock Recovery from PLL Lock to Random Data
Patterns
! Guaranteed Transition each Data Transfer Cycle
! Chipset (Tx + Rx) Power Consumption: < 500 mW
@ 66MHz
! Single Differential-Pair eliminates Multi-Channel
Skew
! Flow-Through Pinout for Simple PCB Layout
! Small CTBGA 49-bumps Package
3 Applications
The devices are ideal for cellular phone base stations,
add drop muxes, digital cross-connects. DSLAMs, net-
workswitches and routers or backplane interconnect.
Figure 1. Block Diagrams
10
DIN0:9
Input
Latch
TCKR/FN
TCLK
PLL
Parallel-
to-Serial
Timing &
Control
SYNC1
SYNC2
TDI
TDO
TMS
TCK
AS1160
IEEE 1149.1
Test Access
Port
DO+
RI+
DO- LVDS RI-
Parallel-
to-Serial
Output ¹⁰
Latch
ROUT0:9
DEN
PLL
Timing &
Control
AS1161
Clock
Recovery
TRSTN
TRSTN
IEEE 1149.1
Test Access
Port
REFCLK
REN
LOCKN
RCLK
RCKR/FN
TDI
TDO
TMS
TCK
www.austriamicrosystems.com/Interfaces-LVDS/AS1160_61
Revision 1.01
1 - 29