AMPAL22V10 Datasheet, PDF (1/20 Pages) Advanced Micro Devices – PAL22V10 Family, AmPAL22V10/A 24-Pin TTL Versatile PAL Device

FINAL
COM’L: -7/10/15
PAL22V10 Family, AmPAL22V10/A
24-Pin TTL Versatile PAL Device
Advanced
Micro
Devices
DISTINCTIVE CHARACTERISTICS
s As fast as 7.5-ns propagation delay and
91 MHz fMAX (external)
s 10 Macrocells programmable as registered or
combinatorial, and active high or active low to
match application needs
s Varied product term distribution allows up to
16 product terms per output for complex
functions
GENERAL DESCRIPTION
The PAL22V10 provides user-programmable logic for
replacing conventional SSI/MSI gates and flip-flops at a
reduced chip count.
The PAL22V10 device implements the familiar Boolean
logic transfer function, the sum of products. The PAL de-
vice is a programmable AND array driving a fixed OR
array. The AND array is programmed to create custom
product terms, while the OR array sums selected terms
at the outputs.
The product terms are connected to the fixed OR array
with a varied distribution from 8 to 16 across the outputs
(see Block Diagram). The OR sum of the products feeds
the output macrocell. Each macrocell can be pro-
BLOCK DIAGRAM
CLK/I0
1
s Global asynchronous reset and synchronous
preset for initialization
s Power-up reset for initialization and register
preload for testability
s Extensive third-party software and programmer
support through FusionPLD partners
s 24-Pin SKINNYDIP, 24-pin Flatpack and
28-pin PLCC and LCC packages save space
grammed as registered or combinatorial, and active
high or active low. The output configuration is
determined by two fuses controlling two multiplexers in
each macrocell.
AMD’s FusionPLD program allows PAL22V10 designs
to be implemented using a wide variety of popular indus-
try-standard design tools. By working closely with the
FusionPLD partners, AMD certifies that the tools pro-
vide accurate, quality support. By ensuring that third-
party tools are available, costs are lowered because a
designer does not have to buy a complete set of new
tools for each device. The FusionPLD program also
greatly reduces design time since a designer can use a
tool that is already installed and familiar.
I1 - I11
11
Programmable
AND Array
(44 x 132)
8
10
12
14
16
16
14
12
10
8
RESET
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
OUTPUT
LOGIC
MACRO
CELL
PRESET
I/O0
I/O1
I/O2
I/O3
I/O4
Publication# 16559 Rev. C Amendment /0
Issue Date: February 1996
I/O5
I/O6
I/O7
I/O8
I/O9 _16559C-1
2-197