English
Language : 

AM486DE2 Datasheet, PDF (1/52 Pages) Advanced Micro Devices – 8-Kbyte Write-Through Embedded Microprocessor
FINAL
Am486®DE2
8-Kbyte Write-Through Embedded Microprocessor
DISTINCTIVE CHARACTERISTICS
s High-Performance Design
— 66-MHz operating frequency
— Frequent instructions execute in one clock
— 105.6-million bytes/second burst bus at 33 MHz
— Flexible write-through address control
— Dynamic bus sizing for 8-, 16-, and 32-bit buses
— Soft reset capability
s High On-Chip Integration
— 8-Kbyte unified code and data cache
— Floating-point unit
— Paged, virtual memory management
s Enhanced System and Power Management
— Stop clock control for reduced power
consumption
— Industry-standard, two-pin System Management
Interrupt (SMI) for power management indepen-
dent of processor operating mode and operating
system
— Static design with Auto Halt Power-Down support
— Wide range of chipsets supporting SMM avail-
able to allow product differentiation
s Complete 32-Bit Architecture
— Address and data buses
— All registers
— 8-, 16-, and 32-bit data types
s Standard Features
— 3-V core with 5-V-tolerant I/O
— Binary compatible with all Am486® DX
and Am486DX2 microprocessors
— Wide range of support available through the
AMD® FusionE86SM Program
s IEEE 1149.1 JTAG Boundary-Scan Compatibility
s Supports Environmental Protection Agency's
Energy Star program
— 3-V operation reduces power consumption up to
40%
— Energy management capability provides an ex-
cellent base for energy-efficient design
— Works with a variety of energy-efficient, power-
managed devices
s 208-Lead SQFP or 168-Pin PGA Package
GENERAL DESCRIPTION
The Am486DE2 microprocessor is an addition to the
AMD Am486 microprocessor family. The Am486DE2
enhances system performance by incorporating flexible
clock control and enhanced SMM.
The Am486DE2 CPU clock control feature permits the
CPU to be stopped under controlled conditions, allowing
reduced power consumption during system inactivity.
The SMM function is implemented with an industry-stan-
dard, two-pin interface.
Publication ID Revision Amendment
20037
A
/0
Issue Date
April 1996