English
Language : 

AM27X512 Datasheet, PDF (1/10 Pages) Advanced Micro Devices – 512 Kilobit (64 K x 8-Bit) CMOS ExpressROM Device
FINAL
Am27X512
512 Kilobit (64 K x 8-Bit) CMOS ExpressROM Device
DISTINCTIVE CHARACTERISTICS
s As an OTP EPROM alternative:
— Factory optimized programming
— Fully tested and guaranteed
s As a Mask ROM alternative:
— Shorter leadtime
— Lower volume per code
s Fast access time
— 70 ns
s Single +5 V power supply
s Compatible with JEDEC-approved EPROM
pinout
s ±10% power supply tolerance
s High noise immunity
s Low power dissipation
— 100 µA maximum CMOS standby current
s Available in Plastic Dual-In-line Package (PDIP)
and Plastic Leaded Chip Carrier (PLCC)
s Latch-up protected to 100 mA from –1 V to
VCC + 1 V
s Versatile features for simple interfacing
— Both CMOS and TTL input/output compatibility
— Two line control functions
GENERAL DESCRIPTION
The Am27X512 is a factory programmed and tested
OTP EPROM. It is programmed after packaging prior to
final test. Every device is rigorously tested under AC
and DC operating conditions to your stable code. It is
organized as 64 Kwords by 8 bits per word and is avail-
able in plastic dual in-line packages (PDIP), as well as
plastic leaded chip carrier (PLCC) packages. Express-
ROM devices provide a board-ready memory solution
for medium to high volume codes with short leadtimes.
This offers manufacturers a cost-effective and flexible
alternative to OTP EPROMs and mask programmed
ROMs.
Data can be accessed as fast as 70 ns, allowing
high-performance microprocessors to operate with re-
duced WAIT states. The device offers separate Output
Enable (OE#) and Chip Enable (CE#) controls, thus
eliminating bus contention in a multiple bus micropro-
cessor system.
AMD’s CMOS process technology provides high
speed, low power, and high noise immunity. Typical
power consumption is only 80 mW in active mode, and
100 µW in standby mode.
BLOCK DIAGRAM
OE#
CE#
A0–A15
Address
Inputs
VCC
VSS
Output Enable
Chip Enable
and
Prog Logic
Y
Decoder
X
Decoder
Data Outputs DQ0–DQ7
Output
Buffers
Y
Gating
524,288
Bit Cell
Matrix
12081F-1
Publication# 12081 Rev: F Amendment/0
Issue Date: May 1998