English
Language : 

A4962 Datasheet, PDF (8/42 Pages) Allegro MicroSystems – Sensorless BLDC Controller
A4962
Sensorless BLDC Controller
ELECTRICAL CHARACTERISTICS (continued): valid at TA= 25°C, VBB = 4.2 V to 28 V (unless noted otherwise)
Characteristics
Symbol
Test Conditions
Min.
Typ.
Max.
Unit
Start Duty Cycle
Motor Run Parameters
DST Default power-up value
47.5
50
52.5
%
Phase Advance (in electrical degrees)
Position Control Proportional Gain
Position Control Integral Gain
Speed Control Proportional Gain
Speed Control Integral Gain
Maximum Control Speed
Speed Error
Current Limiting
θADV
KCP
KCI
KSP
KSI
fMX
EfCCMX
Default power-up value
Default power-up value
Default power-up value
Default power-up value
Default power-up value
Default power-up value
14
15
16
º
–
1
–
–
–
1
–
–
–
1
–
–
–
1
–
–
3112.9 3276.7 3440.5
Hz
–5
–
5
%
Current Limit Threshold Voltage
Range
VILIM
VILIM = VCSP – VCSM.
12.5
–
200
mV
Current Limit Threshold Voltage
Current Limit Threshold Voltage Error7
Fixed Off Time
Blank Time
Protection
VILIM
EILIM
tPW
tBL
Default power-up value
VIL = 1111
Default power-up value
Default power-up value
–
200
–
mV
–5%
–
5%
%FS
47.9
50.4
52.9
µs
3.04
3.2
3.36
µs
VBB Undervoltage Lockout
VBBON
VBBOFF
VBB rising
VBB falling
4.2
4.4
4.6
V
3.8
4.0
4.2
V
VBB POR Voltage
VBBR VBB falling
–
3.2
3.5
V
VBB POR Voltage Hysteresis
VBBRHys
–
100
–
mV
VDS Threshold
VDST Default power-up value
1325
1550
1705
mV
VBB ≥ 7 V
–
–
1705
mV
VDS Threshold Max – High Side
VDST 6 V ≤ VBB < 7 V
–
–
1000
mV
5.5 V ≤ VBB < 6 V
–
–
400
mV
VDS Threshold Max – Low Side
VDST
VBB ≥ 4.2 V
–
–
1705
mV
VDS Threshold Offset4,5
VDSTO
VDST ≥ 1 V
VDST ≤ 1 V
–
±100
–
mV
–150
±50
150
mV
Temperature Warning Threshold
TJWH Temperature increasing
125
135
150
ºC
Temperature Warning Hysteresis
TJWHhys
–
15
–
ºC
Over-temperature Threshold
TJF
Temperature increasing
170
175
180
ºC
Over-temperature Hysteresis
TJHyst Recovery = TJF – TJHyst
–
15
–
ºC
1 Function is correct but parameters are not guaranteed above or below the general limits (6-28 V).
2 For input and output current specifications, negative current is defined as coming out of (sourcing) the specified device terminal.
3 See Figure 2 for gate drive output timing.
4 As VSX decreases, high-side fault occurs if (VBAT - VSX) > (VDST + VDSTO)
5 As VSX increases, low-side fault occurs if (VSX) > (VDST + VDSTO)
6 See Figures 4 & 5 for VDS monitor timing.
7 Current limit threshold voltage error is the difference between the target threshold voltage and the actual threshold voltage, referred to maximum full scale (100%) current:
EILIM = 100 × (VILIMActual – VILIM)/200%. (VILIM in mV)
Allegro MicroSystems, LLC
8
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com