English
Language : 

5368 Datasheet, PDF (5/8 Pages) Allegro MicroSystems – SMOKE DETECTOR WITH INTERCONNECT AND TIMER
5368
SMOKE DETECTOR
WITH INTERCONNECT
AND TIMER
Sensitivity Adjust. The detector sensitiv-
ity to smoke is set internally by a voltage
divider connected between VDD and VSS. The
sensitivity can be externally adjusted to the
individual characteristics of the ionization
chamber by connecting a resistor between pin
13 and VDD, or between pin 13 and VSS.
Low Battery. The low battery threshold is
set internally by a voltage divider connected
between VDD and VSS. The threshold can be
increased by connecting a resistor between
pin 3 and VDD. The threshold can be de-
creased by connecting a resistor between pin
3 and VSS. The battery voltage level is
checked every 40 seconds during the 10 mA,
10 ms LED pulse. If an LED is not used, it
should be replaced with an equivalent resistor
(typically 500 Ω to 1000 Ω) such that the
battery loading remains at 10 mA.
Timer. An internal timer is provided that
can be used in various configurations to allow
for a period of reduced smoke detector
sensitivity (“hush”). When a high-to-low
transition occurs at pin 1, the internal timer is
reset, the timer mode enabled, and the circuit
reset to a no alarm condition. The LED will
flash at a 10 second rate. If the level of
smoke is increased such that the reduced
sensitivity level is reached, the device will go
into the alarm condition. The timer, how-
ever, will continue to completion of the
nominal 10-1/4 minute period (368 clock
cycles). If the timer mode is not used, pin 1
should be tied low.
I/O. A connection is provided at pin 2 to
allow multiple smoke detectors to be
commoned. If any single unit detects smoke
(I/O is driven high), all connected units will
sound their associated horns after a nominal 3
second delay. The LED is suppressed when
an alarm is signaled from an interconnected
TYPICAL APPLICATION
9V
TIMER
MODE
200 kΩ
TO
1
OTHER
UNITS
200 Ω
2
NOTE
3
3
4
330 Ω
5
LOGIC
OSC. &
TIMING
8.2 MΩ
6 V DD
7
HORN
DRIVER
1 µF
8
16
15
14
13
12
11
10
V SS 9
0.1 µF
NOTE 2
PUSH
TO
TEST
NOTE
1
0.001 µF
Dwg. EC-005A
NOTE 1: Use an external resistor to adjust sensitivity for a particular smoke
chamber.
NOTE 2: Select resistor to reduce sensitivity during timer mode.
NOTE 3: Abatrteesriystvoor lttoaggerothurnedshoorlVd.DD may be added to this pin to modify low
unit. An internal NMOS device acts as a charge dump to aid in appli-
cations involving a large (distributed) capacitance on pin 2. The
charge dump is activated only on the removal of a local alarm.
Testing. On power up, all internal counters are reset. Internal test
circuitry allows for low battery check by holding pins 8 and 12 low
during power up, then reducing VDD and monitoring HORN1 (pin 10).
All functional tests can be accelerated by driving pin 12 with a 2 kHz
square wave. The 10 ms strobe period must be maintained for proper
operation of the comparator circuitry.