English
Language : 

AK5578 Datasheet, PDF (62/70 Pages) Asahi Kasei Microsystems – 8-Channel Differential 32-bit ADC
[AK5578]
■ Register Map
Addr Register Name
D7 D6 D5 D4 D3
D2
D1
D0
00H Power Management1 PW8 PW7 PW6 PW5 PW4 PW3
PW2
PW1
01H Power Management2 0
0
0
0
0 MONO2 MONO1 RSTN
02H Control 1
0 CKS3 CKS2 CKS1 CKS0 DIF1
DIF0 HPFE
03H Control 2
0 TDM1 TDM0 0
0
0
0
0
04H Control 3
DP
0
0
0
0
0
SD
SLOW
05H DSD
0
0 DCKS 0 PMOD DCKB DSDSEL1 DSDSEL0
06H TEST1
TST7 TST6 TST5 TST4 TST3 TST2 TST1 TST0
07H TEST2
0
0
0
0
0
0
0
TRST
Note 24. Data must not be written into addresses from “06H” to “1FH”.
Note 25. The bits indicated as “0” must contain a “0” value. When RSTN bit is set to “0”, the internal digital
filter and the control block are reset but the register values are not initialized.
Note 26. When the PDN pin is set to “L”, all registers are initialized to their default values.
■ Register Definitions
Addr Register Name
00H Power
Management1
R/W
Default
D7
PW8
R/W
1
D6
PW7
R/W
1
D5
PW6
R/W
1
D4
PW5
R/W
1
D3
PW4
R/W
1
D2
PW3
R/W
1
D1
PW2
R/W
1
D0
PW1
R/W
1
PW8-1: Power Down control for channel 8-1
0: Power OFF
1: Power ON (default)
Addr Register Name
01H Power
Management2
R/W
Default
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
0
0 MONO2 MONO1 RSTN
R/W R/W R/W R/W R/W R/W R/W R/W
0
0
0
0
0
0
0
1
RSTN: Internal Timing Reset
0: Reset. All registers are not initialized.
1: Normal Operation (default)
Internal clock timings are reset but registers are not reset.
MONO2-1: Channel Summation mode Select (Table 17, Table 18, Table 19)
00: Not- Summation mode
01: 8-to-2 mode
10: 8-to-4 mode
11: 8-to-1 mode
015016736-E-00
- 62 -
2015/12