AK5558 Datasheet, PDF (61/70 Pages) Asahi Kasei Microsystems – 8-Channel Differential 32-bit ADC

[AK5558]
SDA
SCL
S
start condition
P
stop condition
Figure 69. START and STOP Conditions
DATA
OUTPUT BY
TRANSMITTER
DATA
OUTPUT BY
RECEIVER
SCL FROM
MASTER
S
START
CONDITION
not acknowledge
acknowledge
1
2
8
9
Figure 70. Acknowledge on the I²C-Bus
clock pulse for
acknowledgement
SDA
SCL
data line
stable;
data valid
change
of data
allowed
Figure 71. Bit Transfer on the I²C-Bus
015099850-E-00
- 61 -
2016/03