|
AK4683_10 Datasheet, PDF (53/83 Pages) Asahi Kasei Microsystems – Asynchronous Multi-Channel Audio CODEC with DIR/T | |||
|
◁ |
[AK4683]
â Error Handling
There are the following eight events that make INT pin âHâ. INT pin show the status of following conditions.
1. UNLOCK: â1â when the PLL loses lock.
The AK4683 loses lock when the distance between two preambles is not correct or when those
preambles are not correct.
2. PAR:
â1â when parity error or biphase coding error is detected, and keeps â1â until this register is read.
Updated every sub-frame cycle. Reading this register resets itself.
3. AUTO:
â1â when Non-PCM bitstream is detected.
Updated every 4096 frames cycle.
4. DTSCD:
â1â when DTS-CD bitstream is detected.
Updated every DTS-CD sync cycle.
5. AUDION: â1â when the âAUDIOâ bit in recovered channel status indicates â1â.
Updated every block cycle.
6. PEM:
â1â when âPEMâ in recovered channel status indicates â1â.
Updated every block cycle.
7. QINT:
â1â when Q-subcode differ from old one, and keeps â1â until this register is read.
Updated every sync code cycle for Q-subcode. Reading this register resets itself.
8. CINT:
â1â when received C bits differ from old one, and keeps â1â until this register is read.
Updated every block cycle. Reading this register resets itself.
INT pin is fixed to âLâ when the PLL is off (CM1,0= â01â). Once the INT pin goes to âHâ, this pin holds âHâ for
1024/fs cycles (this value can be changed by EFH0/1 bits) after those events are removed. INT pin can mask those eight
events individually. Once PAR, QINT and CINT bit goes to â1â, those registers are held to â1â until those registers are
read. While the AK4683 loses lock, registers regarding C-bit or U-bits are not initialized and keep previous value.
INT pin outputs the ORed signal among those eight events. However, each mask bits can mask each event. When each
bit masks those events, the event does not affect INT pin operation (those mask do not affect those registers (UNLOCK,
PAR, etc.) themselves. Once INT pin goes âHâ, it maintains âHâ for 1024/fs cycles (this value can be changed by
EFH0-1 bits) after the all events are removed. Once those PAR, QINT or CINT bit goes â1â, it holds â1â until reading
those registers. While the AK4683 loses lock, the channel status Q-subcode bits are not updated and hold the previous
data. At initial state, INT outputs the ORed signal between UNLOCK and PAR.
UNLOCK
1
0
0
0
0
0
0
0
PAR
x
1
0
0
0
0
0
0
AUTO
x
x
1
x
x
x
x
x
Event
DTSCD
x
x
x
1
x
x
x
x
AUDION
x
x
x
x
1
x
x
x
PEM
x
x
x
x
x
1
x
x
QINT
x
x
x
x
x
x
1
x
Table 59. Error Handling
CINT
x
x
x
x
x
x
x
1
Pin
SDTO*
V* TX*
âLâ
âLâ Output
Previous Data Output Output
Output
Output Output
Output
Output Output
Output
Output Output
Output
Output Output
Output
Output Output
Output
Output Output
Note: when selected.
MS0427-E-03
- 53 -
2010/09
|
▷ |