English
Language : 

AK8813 Datasheet, PDF (5/51 Pages) Asahi Kasei Microsystems – NTSC/PAL Digital Video Encoder
ASAHIKASEI
48pin LQFP
No. Pin Name
1
UD9
2-5,
8-11
D7 - D0
12-13 TEST
14
SELA
15
SCL
16
SDA
17
PD
18
/RESET
20
Y
22
C
24
COMPOSITE
27
VREFOUT
28
VREFIN
29
IREF
32-39
41
43
UD0-UD7
SYSCLK
UD8
45
FID
/VSYNC
46
HSYNC
48
21,26
6,31,
42,44
19,23,25
7,30,
40,47
SYSINV
AVDD
DVDD
AVSS
DVSS
PIN/FUNCTION
[AK8813/14]
I/O Description
I/O Test pin. Open for normal operation
27MHz 8-Bit 4:2:2 multiplexed Y,Cb,Cr Data Input.
I
For Rec.656 format, AK8813/14 decodes EAV.
For non-Rec.656 format (without EAV), AK8813/14 operates in Master or
Slave mode.
I Test pin. Ground for normal operation
The slave address is set with this pin.
I
“L”:40H “H”:42H
I Serial interface clock
I/O Serial interface data
I
Power Down Pin. After returning from PD mode to normal operation,
RESET Sequence should be done to AK8813/14.
After this pin becomes “L”, AK8813/14 starts the internal initializing
sequence.
I
After initializing sequence, AK8813/14 is set NTSC mode, Rec.656
decoding mode. All DACs Off condition.
After power up, AK8813/14 must be initialized with this pin.
(27MHz Clock is necessary for reset sequence.)
O Output of Luminance Signal.
O Output of the Chrominance signal
O Output of Composite Video signal
O Output of the Internal Vref. Terminate with 0.1uF or more capacitor.
I Input of the Reference Voltage
The currents flow this pin adjusts the full-scale output current of the DAC.
O Connect this pin to Analog ground via a 6.8kohm resistor ( better than +/-
1% accuracy ).
I/O Test pin. Open for normal operation
I 27MHz Clock Input. The polarity could be inverted by SYSINV.
I/O Test pin. Open for normal operation
Either of FID or VSYNC selected by the register.
Rec.656 decode mode :Output
I/O Master mode : Output
Slave mode : Input
FID shows that “L” is odd field and ”H” is even field.
Rec.656 decode mode : Output
I/O Master mode : Output
Slave mode : Input
I
“L “ : data is latched with rising edge.
“H” : data is latched with falling edge.
P Analog Power Supply
P Digital Power Supply
G Analog Ground
G Digital Ground
Rev.00
-6-
2004/Oct