AK8817 Datasheet, PDF (4/43 Pages) Asahi Kasei Microsystems – NTSC/PAL Digital Video Encoder

ASAHI KASEI
Pin Functional Description
[AK8817]
Pin#
Pin Name
G2
CLKIN
F1
CLKINV
B5
PDN
A6
RSTN
C7
SDA
B6
SCL
F4
D7
G4
D6
F5
D5
G5
D4
F6
D3
G6
D2
F7
D1
E6
D0
C6
HDI
D7
VDI
C1
VREF
C2
IREF
A2
A4
A3
B1
B2
A5, G3
B4, F3
E7
D6
B3
DACOUT
VOUT
SAG
AVDD
AVSS
DVDD
DVSS
PVDD
PVSS
BVSS
I/O
Functional Outline
Clock input pin.
I
Input a clock which is synchronized with data.
When to input 601 data : 27 MHz.
When to input square pixel data : 24.5454 MHz ( NTSC )/ 29.50 MHz ( PAL )
I
Internal clock is inverted (internal operation timing edge is inverted.)
Connect to either DVDD or DGND.
Power Down Pin. After returning from PD mode to normal operation, RESET
I
Sequence should be done to AK8817.
“L “(GND level): Power-down
“H “: normal operation
Reset input pin. In order to initialize the device , an initialization must be made in
accordance with the reset sequence.
I “L “ : reset
“H “ : normal operation
Hi-Z input is acceptable to this pin at PDN = L.
I2C data pin.
I
This pin is pulled-up to PVDD.
Hi-Z input is possible when PDN is at low.
SDA input is not accepted during the reset sequence operation.
I2C clock input pin
I
An input level of lower-than-PVDD should be input.
Hi-Z input is possible when PDN is at low.
SCL input is not accepted during the reset sequence operation.
I
Data Video Signal input pin (MSB).
Hi-Z input is acceptable to this pin at PDN = L.
I
Data Video Signal input pin.
Hi-Z input is acceptable to this pin at PDN = L.
I
Data Video Signal input pin.
Hi-Z input is acceptable to this pin at PDN = L.
I
Data Video Signal input pin.
Hi-Z input is acceptable to this pin at PDN = L.
I
Data Video Signal input pin.
Hi-Z input is acceptable to this pin at PDN = L.
I
Data Video Signal input pin.
Hi-Z input is acceptable to this pin at PDN = L.
I
Data Video Signal input pin.
Hi-Z input is acceptable to this pin at PDN = L.
I
Data Video Signal input pin (LSB).
Hi-Z input is acceptable to this pin at PDN = L.
I
Horizontal SYNC signal input pin.
Hi-Z input is acceptable to this pin at PDN = L.
I
Vertical SYNC signal input pin.
Hi-Z input is acceptable to this pin at PDN = L.
On-chip VREF output pin.
O AVSS level is output on this pin at PDN = L.
Connect this pin to Analog Ground via a 0.1 uF or larger capacitor.
O
IREF output pin. Connect this pin to Analog ground via a 12k ohm resistor
( better than +/- 1% accuracy ).
O
DAC output pin. Connect this pin to Analog ground via a 390 ohm resistor
( better than +/- 1% accuracy ).
O Video output pin.
O SAG Compensation Input pin
P Analog power supply pin.
G Analog ground pin.
P Digital power supply pin (digital core power supply).
G Digital ground pin (digital core ground).
P Power supply pin for chip pad.
G Ground pin for PVDD.
G
Substrate ground pin.
Connect this pin to Analog ground
MS0413-E-00
4
2005 / Aug