FW323061394 Datasheet, PDF (54/92 Pages) Agere Systems – PCI PHY/Link Open Host Controller Interface

FW323 06 1394a
PCI PHY/Link Open Host Controller Interface
Data Sheet, Rev. 1
December 2005
Internal Registers (continued)
Interrupt Mask (IntMask) Register
The Interrupt Mask set/clear register is used to enable/disable the various FW323 interrupt sources. Reads from
either the set register or the clear register always return the contents of the Interrupt Mask register. In all cases
except masterIntEnable (bit 31), the enables for each interrupt event align with the Interrupt Event (IntEvent)
register bits (see Table 40). A one bit in the IntMask register enables the corresponding IntEvent register bit to
generate a processor interrupt. A zero bit in IntMask disables the corresponding IntEvent register bit from
generating a processor interrupt. A bit is set in the IntMask register by writing a one to the corresponding bit in the
IntMaskSet address and cleared by writing a one to the corresponding bit in the IntMaskClear address.
Offset:
Default:
Reference:
88h set register
8Ch clear register
XXXX 0XXXh
1394 Open Host Controller Interface Specification, Rev. 1.1, Section 6.2.
Table 41. Interrupt Mask Register Description
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14:10
Field Name
masterIntEnable
vendorSpecific
softInterrupt
Reserved
ack_Tardy
phyRegRcvd
cycleTooLong
unrecoverableError
cycleInconsistent
cycleLost
cycle64Seconds
cycleSynch
PHY
regAccessFail
busReset
selfIDcomplete
SelfIDcomplete2
Reserved
Type
RSCU
RSC
RSC
R
RSCU
Description
Master Interrupt Enable. If this bit is set, then external interrupts
are generated in accordance with the Interrupt Mask register. If this
bit is cleared, then external interrupts are not generated, regardless
of the Interrupt Mask register settings. The value of masterIntEnable
has no effect on the value returned by reading the IntEventClear.
When this bit is set, this vendor-specific interrupt mask enables
interrupt generation when bit 30 (vendorSpecific) of the Interrupt
Event register (Table 40) is set.
Soft Interrupt. This bit may be used by software to generate a host
controller interrupt for its own use. When set, this bit enables the
corresponding IntEvent register bit to generate a processor inter-
rupt.
Reserved. Bit 28 returns 0 when read.
A one bit enables the corresponding IntEvent register bit to
generate a processor interrupt. A zero bit disables the
corresponding IntEvent register bit from generating a processor
interrupt.
R Reserved. Bits 14:10 return 0s when read.
54
Agere Systems Inc.