ADG5204 Datasheet, PDF (9/20 Pages) Analog Devices – High Voltage, Latch-Up Proof, 4-Channel Multiplexer Automatic test equipment

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
ADG5204
A0 1
14 A1
EN 2
13 GND
V_SS 3
S1 4
S2 5
ADG5204
TOP VIEW
(Not to Scale)
12 V_DD
11 S3
10 S4
D6
9 NC
NC 7
8 NC
V_SS 1
NC 2
S1 3
S2 4
ADG5204
TOP VIEW
(Not to Scale)
12 GND
11 V_DD
10 S3
9 S4
NC = NO CONNECT
Figure 2. TSSOP Pin Configuration
NOTES
1. NC = NO CONNECT.
2. EXPOSED PAD TIED TO SUBSTRATE, V_SS.
Figure 3. LFCSP Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
TSSOP LFCSP
Mnemonic
1
15
A0
2
16
EN
3
4
5
6
7 to 9
10
11
12
13
14
N/A¹
1
3
4
6
2, 5, 7, 8, 13
9
10
11
12
14
EP
VSS
S1
S2
D
NC
S4
S3
VDD
GND
A1
Exposed Pad
1 _{N/A means not applicable.}
Description
Logic Control Input.
Active High Digital Input. When this pin is low, the device is disabled and all switches are off.
When this pin is high, the Ax logic inputs determine the on switches.
Most Negative Power Supply Potential.
Source Terminal. Can be an input or an output.
Source Terminal. Can be an input or an output.
Drain Terminal. Can be an input or an output.
No Connect. These pins are open.
Source Terminal. Can be an input or an output.
Source Terminal. Can be an input or an output.
Most Positive Power Supply Potential.
Ground (0 V) Reference.
Logic Control Input.
Exposed Pad. The exposed pad is connected internally. For increased reliability of the solder
joints and maximum thermal capability, it is recommended that the pad be soldered to the
substrate, VSS.
TRUTH TABLE
Table 8.
EN
A1
A0
S1
S2
S3
S4
0
X¹
X¹
Off
Off
Off
Off
1
0
0
On
Off
Off
Off
1
0
1
Off
On
Off
Off
1
1
0
Off
Off
On
Off
1
1
1
Off
Off
Off
On
1 _{X is don’t care.}
Rev. 0 | Page 9 of 20