ADAU1978 Datasheet, PDF (8/44 Pages) Analog Devices – Quad Analog-to-Digital Converter (ADC)

ADAU1978
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
AGND1 1
VREF 2
PLL_FILT 3
AVDD2 4
AGND2 5
PD/RST 6
MCLKIN 7
NC 8
SA_MODE 9
DVDD 10
ADAU1978
TOP VIEW
(Not to Scale)
30 NC
29 AGND6
28 AGND5
27 NC
26 NC
25 NC
24 NC
23 NC
22 AGND4
21 AGND3
Data Sheet
NOTES
1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. THE EXPOSED PAD MUST BE CONNECTED TO THE
GROUND PLANE ON THE PRINTED CIRCUIT BOARD (PCB).
Figure 5. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
Type¹
1
AGND1
P
2
VREF
O
3
PLL_FILT
O
4
AVDD2
P
5
AGND2
P
6
PD/RST
I
7
MCLKIN
I
8, 23 to 27, 30 NC
9
SA_MODE
I
10
DVDD
O
11
DGND
P
12
IOVDD
P
13
SDATAOUT1 O
14
SDATAOUT2 O
15
LRCLK
I/O
16
BCLK
I/O
17
SDA/COUT
I/O
18
SCL/CCLK
I
19
ADDR0/
I
CLATCH
20
ADDR1/CIN I
21
AGND3
P
22
AGND4
P
28
AGND5
P
29
AGND6
P
31
AVDD3
P
Description
Analog Ground.
Voltage Reference. Decouple VREF to AGND with a 10 μF capacitor in parallel with a 100 nF
capacitor.
PLL Loop Filter. Return PLL_FILT to AVDD using recommended loop filter components.
Analog Power Supply. Connect AVDD2 to an analog 3.3 V supply.
Analog Ground.
Power-Down/Reset (Active Low).
Master Clock Input.
No Connect. Do not connect to these pins. Leave the NC pins open.
Standalone Mode. Connect SA_MODE to IOVDD using 10 kΩ pull-up resistor for standalone
mode.
1.8 V Digital Power Supply Output. Decouple to DGND with 100 nF and 10 μF capacitors.
Digital Ground.
Digital I/O Power Supply. Connect IOVDD to a supply from 1.8 V to 3.3 V.
ADC Serial Data Output Pair 1 (ADC L1 and ADC R1).
ADC Serial Data Output Pair 2 (ADC L2 and ADC R2).
Frame Clock for ADC Serial Port.
Bit Clock for ADC Serial Port.
Serial Data Out (I²C)/Control Data Output (SPI).
Serial Clock Input (I²C)/Control Clock Input (SPI).
Chip Address Bit 0 Setting (I²C)/Chip Select Input for Control Data (SPI).
Chip Address Bit 1 Setting (I²C)/Control Data Input (SPI).
Analog Ground.
Analog Ground.
Analog Ground.
Analog Ground.
Analog Power Supply. Connect AVDD3 to an analog 3.3 V supply.
Rev. 0 | Page 8 of 44