AD1861_15 Datasheet, PDF (7/12 Pages) Analog Devices – 16-Bit/18-Bit, 16FS PCM Audio DACs

AD1851 DIGITAL CIRCUIT CONSIDERATIONS
AD1851 Input Data
Data is transmitted to the AD1851 in a bit stream composed of
16-bit words with a serial, MSB first format. Three signals
must be present to achieve proper operation. They are the
Data, Clock and Latch Enable (LE) signals. Input data bits are
clocked into the input register on the rising edge of the Clock
signal. The LSB is clocked in on the 16th clock pulse. When all
data bits are loaded, a low-going Latch Enable pulse updates
the DAC input. Figure 5 illustrates the general signal require-
ments for data transfer to the AD1851.
CLOCK
M
L
DATA
S
S
B
B
LATCH
Figure 5. Signal Requirements for AD1851
Figure 6 illustrates the specific timing requirements that must
be met in order for the data transfer to be accomplished prop-
erly. The input pins of the AD1851 are both TTL and 5 V
CMOS compatible. The input requirements illustrated in Fig-
ures 5 and 6 are compatible with data outputs provided by
popular DSP filter chips used in digital audio playback systems.
The AD1851 input clock can run at a 12.5 MHz rate. This
clock rate will allow data transfer rates for 2Ï«, 4Ï« or 8Ï« or
16Ï« oversampling reconstructions.
>30ns
DATA
>15ns
>15ns
>40ns
CLOCK
>30ns
>30ns
>80.0ns
>15ns
LATCH
>40ns
>40ns
Figure 6. Timing Relationships of AD1851 Input Signals
AD1851/AD1861
AD1861 DIGITAL CIRCUIT CONSIDERATIONS
AD1861 Input Data
Data is transmitted to the AD1861 in a bit stream composed of
18-bit words with a serial, MSB first format. Three signals
must be present to achieve proper operation. They are the
Data, Clock and Latch Enable (LE) signals. Input data bits are
clocked into the input register on the rising edge of the Clock
signal. The LSB is clocked in on the 18th clock pulse. When all
data bits are loaded, a low-going Latch Enable pulse updates
the DAC input. Figure 7 illustrates the general signal require-
ments for data transfer to the AD1861.
CLOCK
M
L
DATA
S
B
S
B
LATCH
Figure 7. Signal Requirements for AD1861
Figure 8 illustrates the specific timing requirements that must
be met in order for the data transfer to be accomplished prop-
erly. The input pins of the AD1861 are both TTL and 5 V
CMOS compatible. The input requirements illustrated in Fig-
ures 7 and 8 are compatible with data outputs provided by
popular DSP filter chips used in digital audio playback systems.
The AD1861 input clock can run at a 13.5 MHz rate. This
clock rate will allow data transfer rates for 2Ï«, 4Ï« or 8Ï« or
16Ï« oversampling reconstructions.
DATA
CLOCK
>30ns
>15ns
>15ns
>40ns
>30ns
>30ns
>74.1ns
>15ns
LATCH
>40ns
>40ns
Figure 8. Timing Relationships of AD1861 Input Signals
REV. A
–7–