ADUC845 Datasheet, PDF (62/108 Pages) Analog Devices – MicroConverter Multichannel 24-/16-Bit ADCs with Embedded 62 kB Flash and Single-Cycle MCU

ADuC845/ADuC847/ADuC848
I2CADD—I²C Address Register 1
Function:
SFR Address:
Power-On Default:
Bit Addressable:
Holds one of the I²C peripheral addresses for the part. It may be overwritten by user code. Application Note
uC001 at http://www.analog.com/microconverter describes the format of the I²C standard 7-bit address.
9BH
55H
No
I2CADD1—I²C Address Register 2
Function:
SFR Address:
Power-On Default:
Bit Addressable:
Same as the I2CADD.
F2H
7FH
No
I2CDAT—I²C Data Register
Function:
SFR Address:
Power-On Default:
Bit Addressable:
The I2CDAT SFR is written to by user code to transmit data, or read by user code to read data just received by
the I²C interface. Accessing I2CDAT automatically clears any pending I²C interrupt and the I2CI bit in the
I2CCON SFR. User code should access I2CDAT only once per interrupt cycle.
9AH
00H
No
The main features of the MicroConverter I²C interface are
• Only two bus lines are required: a serial data line (SDATA)
and a serial clock line (SCLOCK).
• An I²C master can communicate with multiple slave
devices. Because each slave device has a unique 7-bit
address, single master/slave relationships can exist at all
times even in a multislave environment.
• The ability to respond to two separate addresses when
operating in slave mode.
• On-chip filtering rejects <50 ns spikes on the SDATA and
the SCLOCK lines to preserve data integrity.
DV_DD
I²C
MASTER
I²C
SLAVE 1
I²C
SLAVE 2
Figure 45. Typical I²C System
Software Master Mode
The ADuC845/ADuC847/ADuC848 can be used as an I²C
master device by configuring the I²C peripheral in master mode
and writing software to output the data bit-by-bit. This is
referred to as a software master. Master mode is enabled by
setting the I2CM bit in the I2CCON register.
To transmit data on the SDATA line, MDE must be set to enable
the output driver on the SDATA pin. If MDE is set, the SDATA
pin is pulled high or low depending on whether the MDO bit is
set or cleared. MCO controls the SCLOCK pin and is always
configured as an output in master mode. In master mode, the
SCLOCK pin is pulled high or low depending on the whether
MCO is set or cleared.
To receive data, MDE must be cleared to disable the output
driver on SDATA. Software must provide the clocks by toggling
the MCO bit and reading the SDATA pin via the MDI bit. If
MDE is cleared, MDI can be used to read the SDATA pin. The
value of the SDATA pin is latched into MDI on a rising edge of
SCLOCK. MDI is set if the SDATA pin is high on the last rising
edge of SCLOCK. MDI is cleared if the SDATA pin is low on
the last rising edge of SCLOCK.
Software must control MDO, MCO, and MDE appropriately to
generate the start condition, slave address, acknowledge bits,
data bytes, and stop conditions. These functions are described
in Application Note uC001.
Rev. A | Page 62 of 108