EVAL-ADG5462FEBZ Datasheet, PDF (6/12 Pages) Analog Devices – Protected against overvoltage on source pins

UG-908
JUMPER SETTINGS
SWITCHES AND 0 Ω RESITORS
The switches manually control the ADG5462F, and 0 Ω resistors
configure the digital control voltage, the voltage present on
POSFV and NEGFV, to isolate the LED from the rest of the
system.
Use SW1 to configure the DR pin. The RAILS position is tied to
GND and enables the drain to pull to POSFV or NEGFV during
an overvoltage fault condition. The O/C position is tied to VL,
and the drain is open-circuit condition.
R18 connects the on-board LDO regulator to the VDD supply.
Remove this resistor to protect the LDO regulator from voltages
higher than 28 V. Move the 0 Ω resistor R20 to R21 to use an
alternative digital voltage connected to EXT_VL.
Resistors R14 and R36 connect the LEDs to the digital power
supply, and Resistors R37 and R13 connect the FF pin of the
ADG5462F to the LED controls.
Resistors R34, R39, and R41 configure POSFV to either the
voltage present on POSFV on J4 (VDD) or VL. Resistors R35,
R40, and R42 configure NEGFV to either VSS, the voltage
present on NEGFV on J4, or GND.
SMB CONNECTORS
The DR SMB connector can allow control via the external
control signals.
The FF SMB connector can access the FF digital output from the
ADG5462F.
EVAL-ADG5462FEBZ User Guide
Table 1. Switch and 0 Ω Resistor Descriptions
Label
Position Description
SW1
O/C
Logic 1 on DR pin
RAILS
Logic 0 on DR pin
R35, R40, R42 R35
NEGFV set to VSS
R40
NEGFV set to voltage on J4
NEGFV screw terminal
R42
NEGFV set to GND
R34, R39, R41 R34
POSFV set to voltage on J4
POSFV screw terminal
R39
POSFV set to VDD
R41
POSFV set to VL
R20, R21
R20
On-board LDO regulator digital
voltage
R21
EXT_VL digital voltage
R18
Inserted LDO regulator powered up
Removed LDO regulator unpowered
R37, R13
Inserted FF pin connected to LED
Removed FF pin disconnected from LED
R14, R36
Inserted LED connected to digital supply
Removed LED isolated
R15
Inserted 1 kΩ pull-up resistor at FF pin
Removed No external pull-up resistor at FF
pin
Rev. 0 | Page 6 of 12