ADAV4601 Datasheet, PDF (54/60 Pages) Analog Devices – Audio Processor for Advanced TV

ADAV4601
Bit No.
Bit[10]
Bit[9]
Bits[8:7]
Bits[6:5]
Bit[4]
Bits[3:2]
Bit[1]
Bit[0]
Bit Name
Digout Enable 1
Digout Enable 2
BCLK frequency (master)
Reserved
Dither enable
Synchronous port clock select
8-channel time division
multiplexing enable
Reserved
Description
Used to change the function of the PWM1A and PWM1B pins to additional serial
digital outputs, SDO2 and SDO3.
0b = PWM1A and PWM1B in normal operation
1b = PWM1A and PWM1B used as SDO2 and SDO3
Used to change the function of SPDIF output to serial digital output SDO1.
0b = SPDIF output normal operation
1b = SPDIF output used as SDO1
Used to set the BCLK frequency when the synchronous serial port is in master mode.
00b = 64 × frequency sample, FS (3.072 MHz)
01b = 128 × FS (6.144 MHz)
10b = 256 × FS (12.288 MHz)
11b = reserved
Always write as 0 if writing to this register.
When set to 1, it performs dithering on the digital output when the word width
is set to 20 bits or 16 bits. This reduces the effect of truncation noise.
0b = disabled
1b = enabled
Used to select the serial clocks used for the synchronous digital inputs.
00b = uses LRCLK0 and BCLK0
01b = uses LRCLK1 and BCLK1
10b = uses LRCLK2 and BCLK2
11b = reserved
When set to 1, time division multiplexing mode is enabled.
0b = disabled
1b = enabled
Always write as 0 if writing to this register.
Default
0
0
00
00
0
0
0
0
Address 0x0018 Audio Mute Control 1 Register (Default: 0x7F00)
Table 54.
Bit No. Bit Name
Bits[15:8] PWM output latency
Bits[7:6] Reserved
Bit[5]
PWM zero enable
Bit[4]
Mute clear select
Bit[3]
Audio mute
Description
Set the delay from the 50/50 duty-cycle square wave to zero on GND when the output
is muted and Bit[5] is set to 1.
0x00 = 1.066 ms
0x01 = 2.133 ms
…
0x5F = 101.33 ms
…
0xFE = 270.93 ms
0xFF = 272 ms
Always write as 0 if writing to this register.
Used to specify the final condition of the PWM channels after a mute.
0b = PWM not zeroed after audio mute
1b = PWM zeroed after audio mute
Mute clear select bit. When the mute pin is used to mute the device, the part can be
unmuted in two ways, depending on the condition of this bit.
0b = mute pin rising edge clears mute bit
1b = mute clear gated by clear mute bit
Used to control the software mute.
0b = unmute
1b = mute
Default
01011111
00
0
0
0
Rev. B | Page 54 of 60