AD5160_09 Datasheet, PDF (5/16 Pages) Analog Devices – 256-Position SPI-Compatible Digital Potentiometer

AD5160
TIMING CHARACTERISTICS—ALL VERSIONS
VDD = +5V ± 10%, or +3V ± 10%; VA = VDD; VB = 0 V; –40°C < TA < +125°C; unless otherwise noted.
Table 3.
Parameter
SPI INTERFACE TIMING CHARACTERISTICS^{1, 2}
Clock Frequency
Input Clock Pulse Width
Data Setup Time
Data Hold Time
CS Setup Time
CS High Pulse Width
CLK Fall to CS Fall Hold Time
CLK Fall to CS Rise Hold Time
Symbol
fCLK
tCH, tCL
tDS
tDH
tCSS
tCSW
tCSH0
tCSH1
Conditions
Specifications apply to all parts
Clock level high or low
Min Typ¹ Max Unit
25
MHz
20
ns
5
ns
5
ns
15
ns
40
ns
0
ns
0
ns
1 _{See the timing diagram, Figure 38, for location of measured values. All input control voltages are specified with tR = tF = 2 ns (10% to 90% of 3 V) and timed from a}
voltage level of 1.5 V.
2 _{Guaranteed by design and not subject to production test.}
Rev. B | Page 5 of 16