AD9779ABSVZ Datasheet, PDF (4/56 Pages) Analog Devices – Dual, 12-/14-/16-Bit,1 GSPS

AD9776A/AD9778A/AD9779A
SYNC_O
SYNC_I
DATACLK
P1D[15:0]
DELAY
LINE
DELAY
LINE
DATA
ASSEMBLER
I
LATCH
P2D[15:0]
Q
LATCH
FUNCTIONAL BLOCK DIAGRAM
CLOCK GENERATION/DISTRIBUTION
2×
2×
2×
n × f_DAC/8
n = 0, 1, 2 ... 7
2×
2×
2×
CLOCK
MULTIPLIER
2×/4×/8×
SINC^-1
16-BIT
I DAC
SINC^-1
16-BIT
Q DAC
AD9779A
DIGITAL CONTROLLER
SERIAL
PERIPHERAL
INTERFACE
POWER-ON
RESET
10
GAIN
10
GAIN
10
GAIN
10
GAIN
REFCLK+
REFCLK–
OUT1_P
OUT1_N
OUT2_P
OUT2_N
VREF
I120
AUX1_P
AUX1_N
AUX2_P
AUX2_N
Figure 2. AD9779A Functional Block Diagram
Rev. B | Page 4 of 56