English
Language : 

ADV7162_15 Datasheet, PDF (3/44 Pages) Analog Devices – 96-Bit, 220 MHz True-Color Video RAM-DAC
ADV7160/ADV7162
TIMING CHARACTERISTICS1
(VAA2= +5 V; VREF = +1.235 V; RSET = 280 Ω. IOR, IOG, IOB (RL = 37.5 Ω, CL = 10 pF).
specifications TMIN to TMAX3 unless otherwise noted.)
All
CLOCK CONTROL AND PIXEL PORT4
Parameter
fCLOCK
t1
t2
t3
220 MHz
Version
220
4.5
2.0
2.0
170 MHz 140 MHz
Version Version
170
140
5.88
7.14
2.5
2.86
2.5
2.86
Units
Conditions/Comments
MHz max
ns min
ns min
ns min
Pixel CLOCK Rate
Pixel CLOCK Cycle Time
Pixel CLOCK High Time
Pixel CLOCK Low Time
t4
10
10
10
ns max
Pixel CLOCK to LOADOUT Delay
fLOADIN
2:1 Multiplexing
4:1 Multiplexing
8:1 Multiplexing
t5
2:1 Multiplexing
4:1 Multiplexing
8:1 Multiplexing
t6
2:1 Multiplexing
4:1 Multiplexing
8:1 Multiplexing
t7
2:1 Multiplexing
4:1 Multiplexing
8:1 Multiplexing
110
55
27.5
9.1
18.18
36.36
4
8
15
4
8
15
85
42.5
21.25
11.77
23.53
47.1
5
9
18
5
9
18
70
35
17.5
14.29
28.58
57.16
6
12
23
6
12
23
MHz max
MHz max
MHz max
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
LOADIN Clocking Rate
LOADIN Cycle Time
LOADIN High Time
LOADIN Low Time
t8
t9
t10
τ-t115
tPD6
2:1 Multiplexing
4:1 Multiplexing
8:1 Multiplexing
t12
t13
t14
t15
ANALOG OUTPUTS7
Parameter
0
0
0
5
5
5
0
0
0
τ-5
τ-5
τ-5
9
9
9
11
11
11
15
15
15
10
10
10
5
5
5
5
5
5
0
0
0
ns min
ns min
ns min
ns max
CLOCKs
CLOCKs
CLOCKs
ns max
ns max
ns min
ns min
Pixel Data Setup Time
Pixel Data Hold Time
LOADOUT to LOADIN Delay
LOADOUT to LOADIN Delay
Pipeline Delay
(1 × CLOCK = t1)
Pixel CLOCK to PRGCKOUT Delay
SCKIN to SCKOUT Delay
BLANK to SCKIN Setup Time
BLANK to SCKIN Hold Time
220 MHz 170 MHz 140 MHz
Version Version Version
Units
Conditions/Comments
t16
25
25
25
ns typ
Analog Output Delay
t17
1
1
1
ns typ
Analog Output Rise/Fall Time
t18
25
25
25
ns typ
Analog Output Transition Time
tSK
2
2
2
ns max
RGB Analog Output Skew
0
0
0
ns typ
REV. 0
–3–