AD9525 Datasheet, PDF (29/48 Pages) Analog Devices – Low Jitter Clock Generator with Eight LVPECL Outputs

Data Sheet
AD9525
Table 26. Serial Control Port, 16-Bit Instruction Word, MSB First
MSB
LSB
I15
I14 I13 I12
I11
I10
I9 I8 I7 I6 I5 I4
I3 I2
I1
I0
R/W
W1 W0 A12 = 0 A11 = 0 A10 = 0 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
CS
SCLK DON'T CARE
DON'T CARE
SDIO DON'T CARE R/W W1 W0 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
16-BIT INSTRUCTION HEADER
REGISTER (N) DATA
REGISTER (N – 1) DATA
DON'T CARE
Figure 28. Serial Control Port Write—MSB First, 16-Bit Instruction, Two Bytes of Data
CS
SCLK
SDIO
DON'T CARE
R/W W1 W0 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
DON'T CARE
SDO DON'T CARE
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
16-BIT INSTRUCTION HEADER
REGISTER (N) DATA
REGISTER (N – 1) DATA REGISTER (N – 2) DATA REGISTER (N – 3) DATA DON'T
CARE
Figure 29. Serial Control Port Read—MSB First, 16-Bit Instruction, Four Bytes of Data
t_DS
t_S
CS
SCLK DON'T CARE
t_DH
t_LOW
t_HIGH
t_CLK
t_C
DON'T CARE
SDIO DON'T CARE
R/W W1 W0 A12 A11 A10 A9 A8 A7 A6 A5 D4 D3 D2 D1 D0
DON'T CARE
Figure 30. Serial Control Port Write—MSB First, 16-Bit Instruction, Timing Measurements
CS
SCLK
SDIO
SDO
t_DV
DATA BIT N
DATA BIT N – 1
Figure 31. Timing Diagram for Serial Control Port Register Read
CS
SCLK DON'T CARE
DON'T CARE
SDIO DON'T CARE A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 W0 W1 R/W D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 DON'T CARE
16-BIT INSTRUCTION HEADER
REGISTER (N) DATA
REGISTER (N + 1) DATA
Figure 32. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes of Data
Rev. 0 | Page 29 of 48