 English |
|
|
|
|
|
|
|
| ADSP-2184BSTZ-160 Datasheet, PDF (20/31 Pages) Analog Devices – DSP Microcomputer | |||
| |||
| ◁ |
ADSP-2184
TIMING PARAMETERS
Parameter
Serial Ports
Timing Requirements:
tSCK
SCLK Period
tSCS
DR/TFS/RFS Setup before SCLK Low
tSCH
DR/TFS/RFS Hold after SCLK Low
tSCP
SCLKIN Width
Switching Characteristics:
tCC
CLKOUT High to SCLKOUT
tSCDE
SCLK High to DT Enable
tSCDV
SCLK High to DT Valid
tRH
TFS/RFSOUT Hold after SCLK High
tRD
TFS/RFSOUT Delay from SCLK High
tSCDH
DT Hold after SCLK High
tTDE
TFS (Alt) to DT Enable
tTDV
TFS (Alt) to DT Valid
tSCDD
tRDV
SCLK High to DT Disable
RFS (Multichannel, Frame Delay Zero) to DT Valid
Min
50
4
8
20
0.25 tCK
0
0
0
0
Max
0.25 tCK + 10
15
15
14
15
15
CLKOUT
SCLK
DR
TFSIN
RFSIN
RFSOUT
TFSOUT
DT
TFSOUT
ALTERNATE
FRAME MODE
RFSOUT
MULTICHANNEL
MODE,
FRAME DELAY 0
(MFD = 0)
TFSIN
ALTERNATE
FRAME MODE
RFSIN
MULTICHANNEL
MODE,
FRAME DELAY 0
(MFD = 0)
tCC
tCC
tSCS tSCH
tSCK
tSCP
tSCP
tRD
tRH
tSCDE
tSCDV
tTDE
tTDV
tRDV
tTDE
tTDV
tRDV
tSCDH
tSCDD
Figure 14. Serial Ports
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
â20â
REV. 0
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese