English
Language : 

ADAU1381 Datasheet, PDF (1/84 Pages) Analog Devices – Low Noise Stereo Codec with Enhanced Recording and Playback Processing
Low Noise Stereo Codec with Enhanced
Recording and Playback Processing
ADAU1381
FEATURES
GENERAL DESCRIPTION
24-bit stereo audio ADC and DAC
400 mW speaker amplifier (into 8 Ω load)
Built-in sound engine for audio processing
Wind noise detection and autofiltering
Enhanced stereo capture (ESC)
The ADAU1381 is a low power, 24-bit stereo audio codec. The
low noise DAC and ADC support sample rates from 8 kHz to
96 kHz. Low current draw and power saving modes make the
ADAU1381 ideal for battery-powered audio applications.
Dual-band automatic level control (ALC)
A configurable sound engine provides enhanced record and
6-band equalizer, including notch filter
playback processing to improve overall audio quality.
Sampling rates from 8 kHz to 96 kHz
Stereo pseudo differential microphone input
Optional stereo digital microphone input pulse-density
modulation (PDM)
Stereo line output
PLL supporting a range of input clock rates
Analog and digital I/O 1.8 V to 3.3 V
Software control via SigmaStudio graphical user interface
The record path includes two digital stereo microphone inputs
and an analog stereo input path. The analog inputs can be
configured for either a pseudo differential or a single-ended
stereo source. A dedicated analog beep input signal can be
mixed into any output path. The ADAU1381 includes a stereo
line output and speaker driver, which makes the device capable of
supporting dynamic speakers.
Software-controllable, clickless mute
Software register and hardware pin standby mode
32-lead, 5 mm × 5 mm LFCSP or 30-ball, 6 × 5 bump WLCSP
The serial control bus supports the I2C® or SPI protocols, and
the serial audio bus is programmable for I2S, left-justified, right-
justified, or TDM mode. A programmable PLL supports flexible
APPLICATIONS
clock generation for all standard rates and available master clocks
Digital still cameras
from 11 MHz to 20 MHz.
Digital video cameras
FUNCTIONAL BLOCK DIAGRAM
BEEP
LMIC/LMICN/
MICD1
LMICP
RMIC/RMICN/
MICD2
RMICP
PDN
MICBIAS
PGA
PGA
PGA
MICROPHONE
BIAS
REGULATOR
ADAU1381
LEFT
ADC
RIGHT
ADC
SOUND ENGINE
DECIMATION
FILTERS
WIND NOISE
NOTCH FILTER
EQUALIZER
DIGITAL VOLUME
CONTROL
AUTOMATIC LEVEL
CONTROL
LEFT
DAC
RIGHT
DAC
OUTPUT
MIXER
PLL
SERIAL DATA
INPUT/OUTPUT PORTS
I2C/SPI
CONTROL PORT
AOUTL
AOUTR
SPP
SPN
Figure 1.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
©2009 Analog Devices, Inc. All rights reserved.