AD9927 Datasheet, PDF (1/100 Pages) Analog Devices – 14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator

14-Bit CCD Signal Processor with V-Driver
and Precision Timing^TM Generator
AD9927
FEATURES
Integrated 18-channel V-driver
1.8 V AFETG core
Internal LDO regulator and charge pump circuitry
Compatibility with 3 V or 1.8 V systems
24 programmable vertical clock signals
Correlated double sampler (CDS) with −3 dB, 0 dB,
+3 dB, and +6 dB gain
6 dB to 42 dB, 10-bit variable gain amplifier (VGA)
14-bit, 40 MHz analog-to-digital converter (ADC)
Black level clamp with variable level control
Complete on-chip timing generator
Precision Timing core with ~400 ps resolution
On-chip 3 V horizontal and RG drivers
General-purpose outputs (GPOs) for shutter and
system support
On-chip driver for external crystal
On-chip sync generator with external sync input
128-lead CSP_BGA package, 9 mm × 9 mm, 0.65 mm pitch
APPLICATIONS
Digital still cameras
GENERAL DESCRIPTION
The AD9927 is a highly integrated CCD signal processor for
digital still camera applications. It includes a complete analog
front end with A/D conversion, combined with a full-function
programmable timing generator and 18-channel vertical driver
(V-driver). The timing generator is capable of supporting up to
24 vertical clock signals to control advanced CCDs. The on-
chip V-driver supports up to 18 channels for use with 5-field
CCDs. A Precision Timing core allows adjustment of high speed
clocks with approximately 400 ps resolution at 40 MHz
operation. The AD9927 also contains eight general-purpose
outputs, which can be used for shutter and system functions.
The analog front end includes black level clamping, CDS, VGA,
and a 14-bit ADC. The timing generator provides all the
necessary CCD clocks: RG, H-clocks, V-clocks, sensor gate
pulses, substrate clock, and substrate bias control.
The AD9927 is specified over an operating temperature range
of –25°C to +85°C.
FUNCTIONAL BLOCK DIAGRAM
REFT REFB
–3dB, 0dB, +3dB, +6dB
CCDIN
CDS
VGA
VREF
14
14-BIT
ADC
3V INPUT
1.8V OUTPUT
LDO
REG
6dB TO 42dB
CLAMP
1.8V INPUT
3V OUTPUT
RG
HL
H1 TO H8
V1A-V6 (3-LEVEL)
V7-V15 (2-LEVEL)
SUBCK
CHARGE
PUMP
HORIZONTAL
8
DRIVERS
18
XV1 TO XV24
VERTICAL
DRIVER
24
VERTICAL
TIMING
CONTROL
XSUBCK 8
INTERNAL CLOCKS
PRECISION
TIMING
GENERATOR
SYNC
GENERATOR
AD9927
INTERNAL
REGISTERS
DOUT
SL
SCK
SDATA
XSUBCNT
GP01 TO GP08
HD VD SYNC CLI CLO
Figure 1.
RSTB
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone]
www.analog.com
Fax: [phone]
©2006 Analog Devices, Inc. All rights reserved.