English
Language : 

AD8582 Datasheet, PDF (1/8 Pages) Analog Devices – +5 Volt, Parallel Input Complete Dual 12-Bit DAC
a
FEATURES
Complete Dual 12-Bit DAC
No External Components
Single +5 Volt Operation
1 mV/Bit with 4.095 V Full Scale
True Voltage Output, ±5 mA Drive
Very Low Power: 5 mW
APPLICATIONS
Digitally Controlled Calibration
Portable Equipment
Servo Controls
Process Control Equipment
PC Peripherals
GENERAL DESCRIPTION
The AD8582 is a complete, parallel input, dual 12-bit, voltage
output DAC designed to operate from a single +5 volt supply.
Built using a CBCMOS process, this monolithic DAC offers the
user low cost, and ease-of-use in +5 volt only systems.
Included on the chip, in addition to the DACs, are a rail-to-rail
amplifier, latch and reference. The reference (VREF) is trimmed
to 2.5 volts output, and the on-chip amplifier gains up the DAC
output to 4.095 volts full scale. The user needs only supply a +5
volt supply.
The AD8582 is coded natural binary. The op amp output
swings from 0 volt to +4.095 volts for a one-millivolt-per-bit
resolution, and is capable of driving ± 5 mA. Operation down to
4.3 V is possible with output load currents less than 1 mA.
5.0
∆∆VFS ≤ 1 LSB
DATA = FFFH
4.8
TA = +25°C
4.6
PROPER OPERATION
WHEN VDD SUPPLY
4.4
VOLTAGE ABOVE
CURVE
4.2
4.0
0.01
0.1
1.0
10
100
OUTPUT LOAD CURRENT – mA
Figure 1. Minimum Supply Voltage vs. Load
+5 Volt, Parallel Input
Complete Dual 12-Bit DAC
AD8582
FUNCTIONAL BLOCK DIAGRAM
AD8582
12
LDA
DAC A
REGISTER
12-BIT
DAC A
VDD
VOUTA
CS
A/B
DATA
LDB
INPUT A
REGISTER
12
2
INPUT B
REGISTER
REFERENCE
DAC B
REGISTER
12
12-BIT
DAC B
DGND
RST MSB
VREF
VOUTB
AGND
The high speed parallel data interface connects to the fastest
processors without wait states. The double-buffered input struc-
ture allows the user to load the input registers one at a time,
then a single load strobe tied to both LDA + LDB inputs will
update both DAC outputs simultaneously. LDA and LDB can
also be activated independently to immediately update their re-
spective DAC registers. An address input decodes DAC A or
DAC B when the chip select CS input is strobed. An asynchro-
nous reset input sets the output to zero scale. The MSB bit can
be used to establish a preset to midscale when the reset input is
strobed.
The AD8582 is available in the 24-pin plastic DIP and the sur-
face mount SOIC-24. Each part is fully specified for operation
over –40°C to +85°C, and the full +5 V ± 5% power supply
range.
2.0
1.5
1.0
0.5
0.0
–0.5
–1.0
–1.5
–2.0
0
VDD = +5V
TA = –55°C, +25°C, +85°C
= +25°C & +85°C
= –55°C
1024
2048
3072
4096
DIGITAL INPUT CODE – Decimal
Figure 2. Linearity Error vs. Digital Code and Temperature
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood. MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703