AD8116 Datasheet, PDF (1/26 Pages) Analog Devices – 200 MHz, 16 x 16 Buffered Video Crosspoint Switch

a
200 MHz, 16 ؋ 16 Buffered
Video Crosspoint Switch
AD8116*
FEATURES
Large 16 ؋ 16 High Speed Nonblocking Switch Array
Switch Array Controllable via an 80-Bit Serial Word
Serial Data Out Allows “Daisy Chaining” of Multiple
AD8116s to Create Large Switch Arrays Over 256 ؋ 256
Complete Solution
Buffered Inputs
16 Individual Output Amplifiers
Drives 150 ⍀ Loads
Excellent Video Performance
60 MHz 0.1 dB Gain Flatness
0.01% Differential Gain Error (R_L = 150 ⍀)
0.01؇ Differential Phase Error (R_L = 150 ⍀)
Excellent AC Performance
200 MHz –3 dB Bandwidth
300 V/␮s Slew Rate
Low Power of 900 mW (3.5 mW per Point)
Low All Hostile Crosstalk of –70 dB @ 5 MHz
Output Disable Allows Direct Connection of Multiple
Device Outputs
Chip Enable Allows Selection of Individual AD8116s in
Large Arrays (or Parallel Programming of AD8116s)
Reset Pin Allows Disabling of All Outputs (Connected
Through a Capacitor to Ground Provides “Power-
On” Reset Capability)
128-Lead LQFP Package (14 mm ؋ 14 mm)
APPLICATIONS
Routing of High Speed Signals Including:
Composite Video (NTSC, PAL, S, SECAM, etc.)
Component Video (YUV, RGB, etc.)
3-Level Digital (HDB3)
Video on Demand
Ultrasound
Communication Satellites
PRODUCT DESCRIPTION
The AD8116 is a high speed 16 × 16 video crosspoint switch
matrix. It offers a –3 dB signal bandwidth greater than 200 MHz
and channel switch times of 60 ns with 0.1% settling. With –70 dB
of crosstalk and –105 dB of isolation (@ 5 MHz), the AD8116
is useful in many high speed applications. The differential gain
and differential phase errors of better than 0.01% and 0.01°,
respectively, along with 0.1 dB flatness out to 60 MHz make the
AD8116 ideal for video signal switching.
The AD8116 includes output buffers that can be placed into a
high impedance state for paralleling crosspoint outputs so that
off channels do not load the output bus. It operates on voltage
*Patent Pending.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
FUNCTIONAL BLOCK DIAGRAM
AD8116
CLK
CLK
DATA IN
UPDATE
CE
RESET
16 INPUTS
80-BIT SHIFT REG.
80
PARALLEL LATCH
80
DECODE
16
16 ؋ 5:16 DECODERS
256
SWITCH
MATRIX
OUTPUT
BUFFER
+1
+1
+1
+1
+1
+1
+1
+1
+1
+1
+1
+1
+1
+1
+1
+1
DATA OUT
UPDATE
CE
RESET
16 OUTPUTS
+4
+0.5
R_L=150⍀
+3
+0.4
+2
+0.3
+1
+0.2
200mV p-p
0
+0.1
–1
FLATNESS
2V p-p
0
–2
–3
–4
100k
2V p-p
200mV p-p
1M
10M
100M
FREQUENCY – Hz
Figure 1. Frequency Response
–0.1
–0.2
–0.3
1G
supplies of ±5 V while consuming only 90 mA of idle current.
The channel switching is performed via a serial digital control
that can accommodate “daisy chaining” of several devices.
The AD8116 is packaged in a 128-lead LQFP package occupy-
ing only 0.36 square inches, and is specified over the commer-
cial temperature range of 0°C to +70°C.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone] World Wide Web Site: http://www.analog.com
Fax: [phone]
© Analog Devices, Inc., 1999