English
Language : 

AD8114 Datasheet, PDF (1/26 Pages) Analog Devices – Low Cost 225 MHz 16 X 16 Crosspoint Switches
a
Low Cost 225 MHz
16 ؋ 16 Crosspoint Switches
AD8114/AD8115*
FEATURES
16 ؋ 16 High Speed Nonblocking Switch Arrays
AD8114; G = +1
AD8115; G = +2
Serial or Parallel Programming of Switch Array
Serial Data Out Allows “Daisy Chaining” of Multiple
16 ؋ 16s to Create Larger Switch Arrays
High Impedance Output Disable Allows Connection of
Multiple Devices Without Loading the Output Bus
For Smaller Arrays See Our AD8108/AD8109 (8 ؋ 8) or
AD8110/AD8111 (16 ؋ 8) Switch Arrays
Complete Solution
Buffered Inputs
Programmable High Impedance Outputs
16 Output Amplifiers, AD8114 (G = +1), AD8115 (G = +2)
Drives 150 ⍀ Loads
Excellent Video Performance
25 MHz, 0.1 dB Gain Flatness
0.05%/0.05؇ Differential Gain/Differential Phase Error
(RL = 150 ⍀)
Excellent AC Performance
–3 dB Bandwidth: 225 MHz
Slew Rate: 375 V/␮s
Low Power of 700 mW (2.75 mW per Point)
Low All Hostile Crosstalk of –70 dB @ 5 MHz
Reset Pin Allows Disabling of All Outputs (Connected
Through a Capacitor to Ground Provides “Power-On”
Reset Capability)
100-Lead LQFP Package (14 mm ؋ 14 mm)
APPLICATIONS
Routing of High Speed Signals Including:
Video (NTSC, PAL, S, SECAM, YUV, RGB)
Compressed Video (MPEG, Wavelet)
3-Level Digital Video (HDB3)
Datacomms
Telecomms
PRODUCT DESCRIPTION
The AD8114/AD8115 are high speed 16 × 16 video crosspoint
switch matrices. They offer a –3 dB signal bandwidth greater
than 200 MHz and channel switch times of less than 50 ns with
1% settling. With –70 dB of crosstalk and –90 dB isolation (@
5 MHz), the AD8114/AD8115 are useful in many high speed
applications. The differential gain and differential phase of
better than 0.05% and 0.05° respectively, along with 0.1 dB
flatness out to 25 MHz while driving a 75 Ω back-terminated
load, make the AD8114/AD8115 ideal for all types of signal
switching.
*Patent Pending.
FUNCTIONAL BLOCK DIAGRAM
SER/PAR D0 D1 D2 D3 D4
CLK
DATA IN
UPDATE
CE
RESET
80-BIT SHIFT REGISTER
WITH 5-BIT
PARALLEL LOADING
80
PARALLEL LATCH
80
DECODE
16
16 ؋ 5:16 DECODERS
AD8114/AD8115
256
OUTPUT
BUFFER
G = +1,
G = +2
A0
A1
A2
A3
DATA
OUT
16 INPUTS
SWITCH
MATRIX
16
OUTPUTS
The AD8114 /AD8115 include 16 independent output buffers
that can be placed into a high impedance state for paralleling
crosspoint outputs so that off channels do not load the output
bus. The AD8114 has a gain of +1, while the AD8115 offers
a gain of +2. They operate on voltage supplies of ± 5 V while
consuming only 70 mA of idle current. The channel switching
is performed via a serial digital control (which can accommo-
date “daisy chaining” of several devices) or via a parallel control
allowing updating of an individual output without reprogram-
ming the entire array.
The AD8114/AD8115 is packaged in 100-lead LQFP package
and is available over the extended industrial temperature range
of –40°C to +85°C.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 1998