AD7177-2_17 Datasheet, PDF (1/61 Pages) Analog Devices – 32-Bit, 10 kSPS, Sigma-Delta ADC with Settling and True Rail-to-Rail Buffers

Data Sheet
32-Bit, 10 kSPS, Sigma-Delta ADC with 100 µs
Settling and True Rail-to-Rail Buffers
AD7177-2
FEATURES
GENERAL DESCRIPTION
32-bit data output
Fast and flexible output rate: 5 SPS to 10 kSPS
Channel scan data rate of 10 kSPS/channel (100 µs settling)
Performance specifications
19.1 noise free bits at 10 kSPS
20.2 noise free bits at 2.5 kSPS
24.6 noise free bits at 5 SPS
INL: ±1 ppm of FSR
85 dB filter rejection of 50 Hz and 60 Hz with 50 ms settling
User configurable input channels
2 fully differential channels or 4 single-ended channels
Crosspoint multiplexer
On-chip 2.5 V reference (±2 ppm/°C drift)
True rail-to-rail analog and reference input buffers
The AD7177-2 is a 32-bit low noise, fast settling, multiplexed,
2-/4-channel (fully/pseudo differential) Σ-Δ analog-to-digital
converter (ADC) for low bandwidth inputs. It has a maximum
channel scan rate of 10 kSPS (100 µs) for fully settled data. The
output data rates range from 5 SPS to 10 kSPS.
The AD7177-2 integrates key analog and digital signal condition-
ing blocks to allow users to configure an individual setup for
each analog input channel in use. Each feature can be user selected
on a per channel basis. Integrated true rail-to-rail buffers on the
analog inputs and external reference inputs provide easy to drive
high impedance inputs. The precision 2.5 V low drift (2 ppm/°C)
band gap internal reference (with output reference buffer) adds
embedded functionality to reduce external component count.
Internal or external clock
Power supply: AVDD1 − AVSS = 5 V, AVDD2 = IOVDD = 2.5 V
to 5 V
Split supply with AVDD1/AVSS at ±2.5 V
ADC current: 8.4 mA
Temperature range: −40°C to +105°C
3- or 4-wire serial digital interface (Schmitt trigger on SCLK)
Serial port interface (SPI), QSPI, MICROWIRE, and DSP
compatible
APPLICATIONS
The digital filter allows simultaneous 50 Hz and 60 Hz rejection
at a 27.27 SPS output data rate. The user can switch between
different filter options according to the demands of each
channel in the application. The ADC automatically switches
through each selected channel. Further digital processing
functions include offset and gain calibration registers,
configurable on a per channel basis.
The device operates with a 5 V AVDD1 supply, or with ±2.5 V
AVDD1/AVSS, and 2 V to 5 V AVDD2 and IOVDD supplies.
The specified operating temperature range is −40°C to +105°C.
Process control: PLC/DCS modules
The AD7177-2 is available in a 24-lead TSSOP package.
Temperature and pressure measurement
Medical and scientific multichannel instrumentation
Chromatography
FUNCTIONAL BLOCK DIAGRAM
AVDD1 AVDD2 REGCAPA
REF– REF+ REFOUT
IOVDD REGCAPD
CROSSPOINT
MULTIPLEXER
1.8V
LDO
RAIL-TO-RAIL
REFERENCE
INPUT BUFFERS
BUFFERED
PRECISION
REFERENCE
1.8V
LDO
AIN0
AIN1
AIN2
AIN3
AIN4
AVDD _RAIL-TO-RAIL
ANALOG INPUT
BUFFERS
Σ-Δ ADC
INT
REF
DIGITAL
FILTER
SERIAL
INTERFACE
AND CONTROL
AVSS
TEMPERATURE
SENSOR
AVSS
GPIO AND
MUX
I/O CONTROL
XTAL AND INTERNAL
CLOCK OSCILLATOR
CIRCUITRY
AD7177-2
GPIO0 GPIO1
XTAL1 XTAL2/CLKIO
Figure 1.
DGND
CS
SCLK
DIN
DOUT/RDY
SYNC/ERROR
Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone] ©2015–2016 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com