AD5371 Datasheet, PDF (1/25 Pages) Analog Devices – 40-Channel, 14-Bit Serial Input, Voltage-Output DAC

Preliminary Technical Data
40-Channel, 14-Bit
Serial Input, Voltage-Output DAC
AD5371
FEATURES
40-channel DAC in 80 Lead LQFP and 100 Ball CSPBGA
Guaranteed monotonic to 14 bits
Maximum output voltage span of 4 × VREF (20 V)
Nominal output voltage range of -4 V to +8 V
Multiple, Independent output spans available
System calibration function allowing user-programmable
offset and gain
Channel grouping and addressing features
Thermal Monitor Function
DSP/microcontroller-compatible serial interface
LVDS serial interface
2.5 V to 5.5 V JEDEC-compliant digital levels
Power-on reset
Digital reset (RESET)
Clear function to user-defined SIGGND (CLR pin)
Simultaneous update of DAC outputs (LDAC pin)
APPLICATIONS
Level setting in automatic test equipment (ATE)
Variable optical attenuators (VOA)
Optical switches
Industrial control systems
Instrumentation
FUNCTIONAL BLOCK DIAGRAM
DV_CC V_DD V_SS AGND DNGD
LDAC
SPI/LVDS
SYNC
SDI
SCLK
SYNC
SDI
SCLK
SDO
BUSY
RESET
CLR
CONTROL
REGISTER
SERIAL
INTERFACE
14
8
14
14
14
14
14
14
14
14
A/B SELECT 8
REGISTER
TO
MUX 2's
X1A REGISTER
X1B REGISTER
M REGISTER
C REGISTER
······
X1A REGISTER
14
MUX
14
1
14
14
······
······ ······
MUX ¹⁴
14
X1B REGISTER
M REGISTER
C REGISTER
1
14
14
X2A REGISTER
X2B REGISTER
·
·
·
·
·
·
X2A REGISTER
X2B REGISTER
14
MUX ¹⁴
2
·
·
·
·
·
·
MUX ¹⁴
2
OFS0 ¹⁴
REGISTER
DAC 0 ¹⁴
REGISTER
·
·
·
·
·
·
DAC 7 ¹⁴
REGISTER
OFFSET
DAC 0
DAC 0
····
··
DAC 7
STATE
MACHINE
14
POWER-ON
RESET
AD5371
14
OFS1 ¹⁴ OFFSET
8 A/B SELECT 8
TO
REGISTER
DAC 1
REGISTER
MUX 2's
14 _{X1A REGISTER}
14 _{X1B REGISTER}
14
M REGISTER
14 _{C REGISTER}
······
14 _{X1A REGISTER}
14 _{X1B REGISTER}
14
M REGISTER
14 _{C REGISTER}
14
MUX
14
1
14
14
······
······ ······
MUX ¹⁴
14
1
14
14
X2A REGISTER
X2B REGISTER
·
·
·
·
·
·
X2A REGISTER
X2B REGISTER
MUX ¹⁴
2
·
·
·
·
·
·
MUX ¹⁴
2
DAC 0 ¹⁴
REGISTER
·
·
·
·
·
·
DAC 7 ¹⁴
REGISTER
DAC 0
·
···
··
DAC 7
GROUPS 2 TO 4
SAME AS GROUP 1
BUFFER
GROUP 0
BUFFER
OUTPUT BUFFER
AND POWER
DOWN CONTROL
·
···
··
OUTPUT BUFFER
AND POWER
DOWN CONTROL
GROUP 1
BUFFER
OUTPUT BUFFER
AND POWER
DOWN CONTROL
··
····
OUTPUT BUFFER
AND POWER
DOWN CONTROL
VREF2 SUPPLIES
GROUPS 2 TO 4
537 1-0 001
AD5371—Protected by U.S. Patent No. 5,969,657; other patents pending
Figure 1.
SIGGND2
SIGGND3 SIGGND4
VREF0
VOUT0
VOUT1
VOUT2
VOUT3
VOUT4
VOUT5
VOUT6
VOUT7
SIGGND0
VREF1
VOUT8
VOUT9
VOUT10
VOUT11
VOUT12
VOUT13
VOUT14
VOUT15
SIGGND1
VREF2
VOUT16
TO
VOUT39
Rev. PrF
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective companies.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone]
www.analog.com
Fax: [phone] © 2006 Analog Devices, Inc. All rights reserved.