English
Language : 

MC-ACT-16550-NET Datasheet, PDF (1/9 Pages) Actel Corporation – Two Wire Serial Interface (TWSI)
AvnetCore: Datasheet
Version 1.0, July 2006
Two Wire Serial Interface
(TWSI)
Intended Use:
— Embedded microprocessor boards and any circuit needing I2C
peripherals
DATA_IN[7:0]
ADDR_IN[6:0]
TWSI_CMD[2:0]
CFG[127:0]
START
ENABLE
STDFAST_N
INTERFACE
CONTROL
LOGIC
RESET
CLK
SHIFTLGC
SYNCHRS
SCL_OUT
SDA_OUT
SCL_IN
SDA_IN
STATE MACHINE
SHIFT
REGISTER
AT TOP LEVEL
SCL
SDA
DATA_OUT[7:0]
(HOST DATA)
STATUS[5:0]
DATA_VLD
REQ_DATA
FIRST_BYTE
Block Diagram
The MC-ACT-TWSI is a “core” logic module specifically designed for Actel FPGAs that
emulates the functionality of the industry standard two-wire serial interface, I2C. This
core does not support 10-bit slave addressing or START byte data transfers. It
facilitates upgrading current systems by allowing the designer to incorporate the
TWSI function as well as other logic into a single, state of the art FPGA. This core is
designed such that it can be instantiated into a Actel design and “hooked up” to I/O
buffers and pads and then compiled to make a device that will “plug in” to a TWSI
application. The core can be configured to operate as either a Master-Slave, Master-
Only, or Slave-Only.
Features:
— Fully optimized for Actel FPGAs
— I2C-compatible two-wire serial interface core; I2C is a trademark
of Philips, Inc.
— Multi-master operation with arbitration and clock synchronization
— Slave transmit and receive operation
— Support for reads, writes, burst reads, burst writes, and repeated
start
— User-defined timing and clock frequency
— Fast mode and standard mode operation
Targeted Devices:
— Axcelerator® Family
— ProASIC®3 Family
— ProASICPLUS® Family
Core Deliverables:
— Netlist Version
> Netlist compatible with the Actel Designer place and route tool
> Compiled RTL simulation model, compliant with the Actel
Libero® environment
— RTL Version
> VHDL or Verilog RTL Source Code
> Test Bench
— All
> User Guide
> Data Sheet
Synthesis and Simulation Support:
— Synthesis: Synplicity
— Simulation: ModelSim
— Other tools supported upon request
Verification:
— Test Bench