ACE24C02A_11 Datasheet, PDF (8/15 Pages) ACE Technology Co., LTD. – Two-wire Serial EEPROM

ACE24C02A
Two-wire Serial EEPROM
Figure 6．Output Acknowledge
Device Addressing
The 2K EEPROM devices all require an 8-bit device address word following a start condition to enable
the chip for a read or write operation (refer to Figure 7).
The device address word consists of a mandatory one, zero sequence for the first four most
significant bits as shown. This is common to all the EEPROM devices. The next 3 bits can be any
data.
The eighth bit of the device address is the read/write operation select bit. A read operation is initiated
if this bit is high and a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a zero.
Write Operations
Byte Write:
A write operation requires an 8-bit data word address following the device address word and
acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then
clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a
zero and the addressing device, such as a microcontroller, must terminate the write sequence with a
stop condition. At this time the EEPROM enters an internally timed write cycle, t_WR, to the nonvolatile
memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write
is complete (refer to Figure 8).
Page Write:
The 2K devices are capable of 8-byte page writes.
A page write is initiated the same as a byte write, but the microcontroller does not send a stop
condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the
first data word, the microcontroller can transmit up to seven more data words. The EEPROM will
respond with a zero after each data word received. The microcontroller must terminate the page write
sequence with a stop condition (refer to Figure 9).
The data word address lower three bits are internally incremented following the receipt of each data
word. The higher data word address bits are not incremented, retaining the memory page row location.
When the word address, internally generated, reaches the page boundary, the following byte is placed
at the beginning of the same page. If more than eight data words are transmitted to the EEPROM, the
data word address will “roll over” and previous data will be overwritten.
VER 1.4 8